Filter
Top Products
www.ti.com
EMAC Module Registers
5.48 Transmit Channel Completion Pointer Registers (TX0CP-TX7CP)
The transmit channel 0-7 completion pointer register (TXnCP) is shown in Figure 86 and described in
Table 85.
Figure 86. Transmit Channel n Completion Pointer Register (TXnCP)
31 0
TXnCP
R/W-x
LEGEND: R/W = Read/Write; -n = value after reset; -x = value is indeterminate after reset
Table 85. Transmit Channel n Completion Pointer Register (TXnCP) Field Descriptions
Bit Field Value Description
31-0 TXnCP 0-FFFF FFFFh Transmit channel n completion pointer register is written by the host with the buffer descriptor
address for the last buffer processed by the host during interrupt processing. The EMAC uses the
value written to determine if the interrupt should be deasserted.
5.49 Receive Channel Completion Pointer Registers (RX0CP-RX7CP)
The receive channel 0-7 completion pointer register (RXnCP) is shown in Figure 87 and described in
Table 86.
Figure 87. Receive Channel n Completion Pointer Register (RXnCP)
31 0
RXnCP
R/W-x
LEGEND: R/W = Read/Write; -n = value after reset; -x = value is indeterminate after reset
Table 86. Receive Channel n Completion Pointer Register (RXnCP) Field Descriptions
Bit Field Value Description
31-0 RXnCP 0-FFFF FFFFh Receive channel n completion pointer register is written by the host with the buffer descriptor
address for the last buffer processed by the host during interrupt processing. The EMAC uses the
value written to determine if the interrupt should be deasserted.
123
SPRUFL5B–April 2011 EMAC/MDIO Module
Submit Documentation Feedback
© 2011, Texas Instruments Incorporated