Filter
Top Products
3 • Configuring the Matrix Switch for operation Model 6511RC User Manual
52 Using a browser to complete Model 6511RC configuration
3. The Defined Routes table (see figure 32) will contain exactly one route, displayed in the first row of the
table. The 6511RC created this route automatically when you defined the Ethernet IP address during Ini-
tial Configuration, earlier in this chapter. That first row displays the route and netmask for the primary IP
address you defined for the Matrix Switch Ethernet interfaces.
Figure 32. Defined Routes table
4. You will use the first row in the
Define a New Route
table (see figure 33) to define the default gateway. The
Destination field contains the value 0.0.0.0. Because the netmask for the default gateway is implied by the
Matrix Switch’s primary IP address, the Mask field does not display. In the Gateway field, enter your
6511RC’s default gateway IP address.
Figure 33. Define a New Route table
5. Click the Define button (see figure 33) to activate the new default gateway address.
Configuring the system clocking parameters
In this section you will define the system clocking configuration for the Matrix Switch. Three issues pertain to
system clocking:
• Module clocking mode—Will this Matrix Switch serve as a Master timing source for the other modules on
the H.110 bus? (See section “Module clocking mode” for details.)
• Module clocking source—What clock pulse will the Matrix Switch use for primary reference and alternate
(fallback) reference. (See section “Module clocking source and fallback” on page 53 for details.)
• Module clocking fallback—Will you enable or disable the clocking fallback feature in case the primary ref-
erence fails? (See section “Module clocking source and fallback” on page 53 for details.)
Module clocking mode
Module clocking mode defines what role the Matrix Switch will assume on the H.110 bus with respect to sys-
tem timing. You can select master(1), secondary(2), or slave(3) for the value of Clocking Mode. The master will
drive the main reference clock for the chassis. Should the master fail, the secondary will drive the main refer-