![](http://pdfasset.owneriq.net/b/46/b469adc8-40f1-453e-aa50-9dd973fa1731/b469adc8-40f1-453e-aa50-9dd973fa1731-bg1af.png)
Processor Signal Descriptions
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. A-18
ID013010 Non-Confidential, Unrestricted Access
DBGROMADDRV Input Tie-off Debug ROM physical address valid
DBGSELFADDR[31:12] Input Tie-off Debug self-address offset
DBGSELFADDRV Input Tie-off Debug self-address offset valid
a. Not available in r0px revisions of the processor.
Table A-13 Debug miscellaneous signals (continued)
Name Direction Clocking Description