Filter
Top Products
4.27ReceiveBufferCount1Register(RBUFCNT1)
4.28ReceiveBufferCount2Register(RBUFCNT2)
Registers
www.ti.com
TheReceiveBufferCount1Register(RBUFCNT1)isshowninFigure42anddescribedinTable43.
Figure42.ReceiveBufferCount1Register(RBUFCNT1)
3116
Reserved
R-0
150
BUFCNT
R/W-0
LEGEND:R/W=Read/Write;R=Readonly;-n=valueafterreset
Table43.ReceiveBufferCount1Register(RBUFCNT1)FieldDescriptions
BitFieldValueDescription
31-16Reserved0Reserved
15-0BUFCNT0-FFFFhReceiveCPPIBufferCount
ThecurrentcountofCPPIbuffersinReceivechannel1queue.Writesaddtocurrentvalue(not
overwrite).TheDMArequiresaminimumof3RXbufferstooperate.
TheReceiveBufferCount2Register(RBUFCNT2)isshowninFigure43anddescribedinTable44.
Figure43.ReceiveBufferCount2Register(RBUFCNT2)
3116
Reserved
R-0
150
BUFCNT
R/W-0
LEGEND:R/W=Read/Write;R=Readonly;-n=valueafterreset
Table44.ReceiveBufferCount2Register(RBUFCNT2)FieldDescriptions
BitFieldValueDescription
31-16Reserved0Reserved
15-0BUFCNT0-FFFFhReceiveCPPIBufferCount
ThecurrentcountofCPPIbuffersinReceivechannel2queue.Writesaddtocurrentvalue(not
overwrite).TheDMArequiresaminimumof3RXbufferstooperate.
UniversalSerialBus(USB)Controller 100SPRUGH3–November2008
SubmitDocumentationFeedback