USP Configuration
Issue 5 October 2007 131
DTR The port’s Data Terminal Ready status. Possible values are:
● Up - The port is physically prepared to transmit and receive
packets.
● Down - The port is not physically prepared to transmit and
receive packets. This generally indicates an error condition on
the circuit.
RTS The port’s Ready To Send status. Possible values are:
● Up - The port is logically prepared to transmit and receive
packets.
● Down - The port is not logically prepared to transmit and
receive packets. This generally indicates an error condition
either on the device or the circuit.
CTS The port’s Clear To Send status. Possible values are:
● Up - The port has successfully completed initial line signalling.
CTS takes place at the end of the initial line signalling process
and last for a short period of time.
● Down - The port has either failed to complete initial line
signalling or the initial line signalling process has been
completed.
Invert Tx Clock The state of the Tx clock. Possible states are:
● On - The Tx clock is inverted.
● Off - The Tx clock is not inverted.
Ignore DCD The signal type monitored to determine the interface’s status.
Possible values are:
● On - The interface monitors DSR/CTS signals and ignores
DCD signals.
● Off - The interface monitors DCD signals.
Transmitter Delay The delay between the CTS signal and the beginning of transmission.
Loopback The status of the DTE loopback. Possible values are:
● On - DTE loopback is enabled, indicating a line test taking
place.
● Off - DTE loopback is disabled, indicating normal circuit
operation.
Table 46: USP Configuration - Advanced Parameters (continued)
Field Description
2 of 2