Filter
Top Products
MuxOneNAND2G(KFM2G16Q2A-DEBx)
- 11 -
FLASH MEMORY
MuxOneNAND4G(KFN4G16Q2A-DEBx)
2.4 Pin Description
NOTE :
Do not leave power supply(Vcc-Core/Vcc-IO, V
SS) disconnected.
Pin Name Type Name and Description
Host Interface
ADQ15~ADQ0 I/O
Multiplexed Address/Data bus
- Inputs for addresses during read operation, which are for addressing BufferRAM & Register.
- Inputs data during program and commands for all operations, outputs data during memory array/
register read cycles.
Data pins float to high-impedance when the chip is deselected or outputs are disabled.
INT O
Interrupt
Notifies the Host when a command is completed. After power-up, it is at hi-z condition. Once IOBE is set to 1,
it does not float to hi-z condition even when CE
is disabled or OE is disabled. Especially, in case of DDP,
when reset(Warm, Hot, NAND Flash Core) command and ‘2X program’ command(007Dh) issued, it operates
as open drain output with internal resistor (~50Kohm).
RDY O
Ready
Indicates data valid in synchronous read modes and is activated while CE
is low.
RDY pin may not be used in Non-Handshaking Mode. (Refer to Chapter 7.1)
CLK I
Clock
CLK synchronizes the device to the system bus frequency in synchronous read mode.
The first rising edge of CLK in conjunction with AVD
low latches address input.
WE
I
Write Enable
WE
controls writes to the bufferRAM and registers. Data is latched on the WE pulse’s rising edge
AVD I
Address Valid Detect
Indicates valid address presence on address inputs. During asynchronous read operation, all addresses are
latched on AVD
’s rising edge, and during synchronous read operation, all addresses are latched on CLK’s ris-
ing edge while AVD
is held low for one clock cycle.
> Low : for asynchronous mode, indicates valid address ;for burst mode,
causes starting address to be latched on rising edge on CLK
> High : device ignores address inputs
RP
I
Reset Pin
When low, RP
resets internal operation of MuxOneNAND. RP status is don’t care during power-up
and bootloading.
When high, RP
level must be equivalent to Vcc-IO / Vccq level.
CE
I
Chip Enable
CE-low activates internal control logic, and CE-high deselects the device, places it in standby state,
and places A/DQ in Hi-Z
OE
I
Output Enable
OE
-low enables the device’s output data buffers during a read cycle.
Power Supply
V
CC-Core
/ Vcc
Power for MuxOneNAND Core
This is the power supply for MuxOneNAND Core.
V
CC-IO
/ Vccq
Power for MuxOneNAND I/O
This is the power supply for MuxOneNAND I/O
Vcc-IO / Vccq is internally separated from Vcc-Core / Vcc.
V
SS Ground for MuxOneNAND
etc.
DNU
Do Not Use
Leave it disconnected. These pins are used for testing.
NC
No Connection
Lead is not internally connected.