Filter
Top Products
S1C88650 TECHNICAL MANUAL EPSON 23
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (I/O Memory Map)
Table 5.1.1(f) I/O Memory map (00FF29H–00FF31H)
SR R/WAddress Bit Name Function Comment10
00FF29 D7
D6
D5
D4
D3
D2
D1
D0
FTC3
FTU3
FTC2
FTU2
FTC1
FTU1
FTC0
FTU0
PTM3 compare match interrupt factor flag
PTM3 underflow interrupt factor flag
PTM2 compare match interrupt factor flag
PTM2 underflow interrupt factor flag
PTM1 compare match interrupt factor flag
PTM1 underflow interrupt factor flag
PTM0 compare match interrupt factor flag
PTM0 underflow interrupt factor flag
0 R/W
(R)
Interrupt
factor is
generated
(W)
Reset
(R)
No interrupt
factor is
generated
(W)
No operation
00FF2A D7
D6
D5
D4
D3
D2
D1
D0
–
–
–
–
PPT7
PPT6
PPT5
PPT4
Constantly "0" when
being read
–
–
–
–
0
0
R/W
R/W
–
–
–
–
–
–
–
–
PPT7
PPT5
1
1
0
0
PPT6
PPT4
1
0
1
0
–
–
–
–
Programmable timer 7–6 interrupt
priority register
Programmable timer 5–4 interrupt
priority register
Priority
level
Level 3
Level 2
Level 1
Level 0
D7
D6
D5
D4
D3
D2
D1
D0
ETC7
ETU7
ETC6
ETU6
ETC5
ETU5
ETC4
ETU4
PTM7 compare match interrupt enable
PTM7 underflow interrupt enable
PTM6 compare match interrupt enable
PTM6 underflow interrupt enable
PTM5 compare match interrupt enable
PTM5 underflow interrupt enable
PTM4 compare match interrupt enable
PTM4 underflow interrupt enable
0 R/W
Interrupt
enable
Interrupt
disable
00FF2C
00FF2E D7
D6
D5
D4
D3
D2
D1
D0
FTC7
FTU7
FTC6
FTU6
FTC5
FTU5
FTC4
FTU4
PTM7 compare match interrupt factor flag
PTM7 underflow interrupt factor flag
PTM6 compare match interrupt factor flag
PTM6 underflow interrupt factor flag
PTM5 compare match interrupt factor flag
PTM5 underflow interrupt factor flag
PTM4 compare match interrupt factor flag
PTM4 underflow interrupt factor flag
0 R/W
D7
D6
D5
D4
D3
D2
D1
D0
00FF30
MODE16_A
PTNREN_A
–
–
PTOUT0
PTRUN0
PSET0
CKSEL0
"0" when being read
Reserved register
"0" when being read
0
0
–
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
W
R/W
PTM0–1 8/16-bit mode selection
External clock 0 noise rejecter selection
–
R/W register
PTM0 clock output control
PTM0 Run/Stop control
PTM0 preset
PTM0 input clock selection
16-bit x 1
Enable
–
1
On
Run
Preset
External clock
8
-bit x 2
Disable
–
0
Off
Stop
No operation
Internal clock
00FF31 D7
D6
D5
D4
D3
D2
D1
D0
–
–
–
–
PTOUT1
PTRUN1
PSET1
CKSEL1
–
–
–
R/W register
PTM1 clock output control
PTM1 Run/Stop control
PTM1 preset
PTM1 input clock selection
Constantly "0" when
being read
Reserved register
"0" when being read
–
–
–
0
0
0
0
0
R/W
R/W
R/W
W
R/W
–
–
–
0
Off
Stop
No operation
Internal clock
–
–
–
1
On
Run
Preset
External clock
(R)
Interrupt
factor is
generated
(W)
Reset
(R)
No interrupt
factor is
generated
(W)
No operation