Rev. 1.00, 05/04, page xxix of xxxiv
Figure 22.4 Connection of VCL Capacitor.................................................................................529
Figure 22.5 System Clock Timing..............................................................................................529
Figure 22.6 Oscillation Settling Timing .....................................................................................530
Figure 22.7 Oscillation Setting Timing (Exiting Software Standby Mode)................................530
Figure 22.8 Reset Input Timing..................................................................................................531
Figure 22.9 Interrupt Input Timing.............................................................................................531
Figure 22.10 I/O Port Input/Output Timing................................................................................532
Figure 22.11 FRT Input/Output Timing .....................................................................................532
Figure 22.12 FRT Clock Input Timing.......................................................................................532
Figure 22.13 8-Bit Timer Output Timing...................................................................................533
Figure 22.14 8-Bit Timer Clock Input Timing ...........................................................................533
Figure 22.15 8-Bit Timer Reset Input Timing............................................................................533
Figure 22.16 PWM, PWMX Output Timing ..............................................................................533
Figure 22.17 SCK Clock Input Timing.......................................................................................534
Figure 22.18 SCI Input/Output Timing (Synchronous Mode)....................................................534
Figure 22.19 A/D Converter External Trigger Input Timing......................................................534
Figure 22.20 WDT Output Timing (RESO)...............................................................................534
Figure 22.21 Keyboard Buffer Controller Timing......................................................................535
Figure 22.22 I
2
C Bus Interface Input/Output Timing.................................................................535
Figure 22.23 Host Interface (LPC) Timing.................................................................................536
Figure 22.24 Tester Measurement Condition .............................................................................536
Appendix
Figure C.1 Package Dimensions (TFP-144)...............................................................................539