Fujitsu CM71-00101-5E Server User Manual


 
67
CHAPTER 7
DETAILED EXECUTION
INSTRUCTIONS
This chapter presents each of the execution instructions
used by the FR family assembler, in reference format.
The execution instructions used by the FR family CPU
are classified as follows.
Add/Subtract Instructions
Compare Instructions
Logical Calculation Instructions
Bit Operation Instructions
Multiply/Divide Instructions
Shift Instructions
Immediate Data Transfer Instructions
Memory Load Instructions
Memory Store Instructions
Inter-register Transfer Instructions/Dedicated Register
Transfer Instructions
Non-delayed Branching Instructions
Delayed Branching Instructions
Direct Addressing Instructions
Resource Instructions
Coprocessor Instructions
Other Instructions
7.1 ADD (Add Word Data of Source Register to Destination Register)
7.2 ADD (Add 4-bit Immediate Data to Destination Register)
7.3 ADD2 (Add 4-bit Immediate Data to Destination Register)