Filter
Top Products
75
CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS
7.4 ADDC (Add Word Data of Source Register and Carry Bit to
Destination Register)
Adds the word data in "Rj" to the word data in "Ri" and carry bit, stores results to "Ri".
■ ADDC (Add Word Data of Source Register and Carry Bit to Destination Register)
Assembler format: ADDC Rj, Ri
Operation: Ri + Rj + C → Ri
Flag change:
N : Set when the MSB of the operation result is "1", cleared when the MSB is "0".
Z : Set when the operation result is "0", cleared otherwise.
V : Set when an overflow has occurred as a result of the operation, cleared otherwise.
C : Set when a carry has occurred as a result of the operation, cleared otherwise.
Execution cycles: 1 cycle
Instruction format:
Example: ADDC R2, R3
NZVC
CCCC
MSB LSB
10100111 Rj Ri
R2
R3
1234 5678
8765 4320
NZVC
CCR
R2
R3
CCR
0001
NZVC
1000
9999 9999
1234 5678
Before execution After execution
Instruction bit pattern : 1010 0111 0010 0011