Filter
Top Products
12.1Introduction
12.2SharedPeripherals
Introduction
www.ti.com
TheTMS320DM646xDMSoCintegratesanARMcoreforoverallsystemcontrolfunctionsandaDSP
subsystemforcomplexdataandimage/videoprocessingfunctions.Figure12-1showsthe
interconnectionsbetweentheARMandtheDSPcoresandthesharedresources.BoththeARMandthe
DSPhaveaccesstotheEDMA,McASP,Timer0,andTimer1peripherals.BoththeARMandDSPhave
accesstoseveralblocksofsharedmemory,includingARMinternalmemory,DSPinternalmemory,and
externalmemoryoftheDDR2memorycontrollerandasynchronousEMIF(EMIF).Thesystemcontrol
moduleincludesregistersthatallowtheARMtointerrupttheDSPandconverselyallowtheDSPto
interrupttheARM.Thepowerandsleepcontroller(PSC)andthesystemcontrolmodule(SYS)provide
theARMwithasetofregisterstoboottheDSP,enable/disabletheDSPclock,andresettheDSP.
Insummary,ARM-DSPintegrationincludesallofthefollowingfeatures:
•Sharedperipherals
–ARMandDSPhaveaccesstoEDMA
–ARMandDSPhaveaccesstoMcASP
–ARMandDSPhaveaccesstoTimer0andTimer1
•Sharedmemory
–ARMhasaccesstoDSPinternalmemory(L1P,L1D,L2)
–DSPhasaccesstoARMinternalmemory
–ARMandDSPhaveaccesstoDDR2memorycontrollerandasynchronousEMIF
•ARM-DSPinterrupts
–ARMcaninterrupttheDSP(via4generalinterruptsand1NMI)
–DSPcaninterrupttheARM(via1generalinterrupt)
•ARMcontrolofDSPclock,reset,andboot
–ARMcanboottheDSP
–ARMcancontroltheDSP
–Clockon/off
–ARMcanassert/deassertDSPmoduleandlocalresets
Thesefeaturesaredescribedinthefollowingsections.
ThefollowingperipheralsarefullyaccessiblebyboththeARMandtheDSP.
•EDMA
•McASP
•Timer0andTimer1
BoththeARMandtheDSPaccesstheseperipheralsthroughtheconfigurationbus.SeeChapter4for
informationontheconfigurationbus.
124ARM-DSPIntegrationSPRUEP9A–May2008
SubmitDocumentationFeedback