Filter
Top Products
www.ti.com
ListofFigures
1-1TMS320DM6467DMSoCBlockDiagram...............................................................................14
2-1TMS320DM646xDMSoCARMSubsystemBlockDiagram..........................................................17
3-1TCMStatusRegister.......................................................................................................26
3-2TCMRegionSetupRegister..............................................................................................27
5-1PLL1andPLL2ClockDomainBlockDiagram.........................................................................37
5-2PLL1StructureintheTMS320DM646xDMSoC.......................................................................38
5-3PLL2StructureinTMS320DM646xDMSoC............................................................................41
5-4PeripheralIDRegister(PID)..............................................................................................46
5-5ResetTypeStatusRegister(RSTYPE).................................................................................46
5-6PLLControlRegister(PLLCTL)..........................................................................................47
5-7PLLMultiplierControlRegister(PLLM).................................................................................48
5-8PLLControllerDivider1Register(PLLDIV1)...........................................................................49
5-9PLLControllerDivider2Register(PLLDIV2)..........................................................................50
5-10PLLControllerDivider3Register(PLLDIV3)..........................................................................51
5-11BypassDividerRegister(BPDIV)........................................................................................52
5-12PLLControllerCommandRegister(PLLCMD).........................................................................52
5-13PLLControllerStatusRegister(PLLSTAT).............................................................................53
5-14PLLControllerClockAlignControlRegister(ALNCTL)...............................................................54
5-15PLLDIVRatioChangeStatusRegister(DCHANGE)..................................................................55
5-16ClockEnableControlRegister(CKEN).................................................................................57
5-17ClockStatusRegister(CKSTAT)........................................................................................58
5-18SYSCLKStatusRegister(SYSTAT).....................................................................................59
5-19PLLControllerDividernRegister(PLLDIVn)...........................................................................60
6-1TMS320DM646xDMSoCPowerandSleepController(PSC).......................................................62
6-2TMS320DM646xDMSoCPowerDomainandModuleTopology....................................................63
6-3PeripheralRevisionandClassInformationRegister(PID)...........................................................70
6-4InterruptEvaluationRegister(INTEVAL)................................................................................70
6-5ModuleErrorPendingRegister0(MERRPR0)........................................................................71
6-6ModuleErrorPendingRegister1(MERRPR1)........................................................................71
6-7ModuleErrorClearRegister0(MERRCR0)............................................................................72
6-8ModuleErrorPendingRegister1(MERRCR1)........................................................................72
6-9PowerDomainTransitionCommandRegister(PTCMD).............................................................73
6-10PowerDomainTransitionStatusRegister(PTSTAT).................................................................73
6-11PowerDomainStatusRegister(PDSTAT0)............................................................................74
6-12PowerDomainControlRegister(PDCTL0).............................................................................75
6-13ModuleStatusnRegister(MDSTATn)..................................................................................76
6-14ModuleControlnRegister(MDCTLn)...................................................................................77
8-1AINTCFunctionalDiagram...............................................................................................88
8-2InterruptEntryTable......................................................................................................89
8-3ImmediateInterruptDisable/Enable.....................................................................................90
8-4DelayedInterruptDisable.................................................................................................91
8-5FastInterruptRequestStatusRegister0(FIQ0).......................................................................92
8-6FastInterruptRequestStatusRegister1(FIQ1).......................................................................92
8-7InterruptRequestStatusRegister0(IRQ0)............................................................................93
8-8InterruptRequestStatusRegister1(IRQ1)............................................................................93
8-9FastInterruptRequestEntryAddressRegister(FIQENTRY)........................................................94
8-10InterruptRequestEntryAddressRegister(IRQENTRY)..............................................................94
8-11InterruptEnableRegister0(EINT0).....................................................................................95
8-12InterruptEnableRegister1(EINT1).....................................................................................95
8-13InterruptOperationControlRegister(INTCTL).........................................................................96
8-14InterruptEntryTableBaseAddressRegister(EABASE).............................................................97
8-15InterruptPriorityRegister0(INTPRI0)..................................................................................98
SPRUEP9A–May2008ListofFigures7
SubmitDocumentationFeedback