6.6PSCRegisters
www.ti.com
PSCRegisters
Table6-6liststhememory-mappedregistersforthePSC.Seethedevice-specificdatamanualforthe
memoryaddressoftheseregisters.
Table6-6.PowerandSleepController(PSC)Registers
OffsetRegisterDescriptionSection
0hPIDPeripheralRevisionandClassInformationRegisterSection6.6.1
18hINTEVALInterruptEvaluationRegisterSection6.6.2
40hMERRPR0ModuleErrorPendingRegister0(modules0-31)Section6.6.3
44hMERRPR1ModuleErrorPendingRegister1(modules32-45)Section6.6.4
50hMERRCR0ModuleErrorClearRegister0(modules0-31)Section6.6.5
54hMERRCR1ModuleErrorClearRegister1(modules32-45)Section6.6.6
120hPTCMDPowerDomainTransitionCommandRegisterSection6.6.7
128hPTSTATPowerDomainTransitionStatusRegisterSection6.6.8
200hPDSTAT0PowerDomainStatusRegisterSection6.6.9
300hPDCTL0PowerDomainControlRegisterSection6.6.10
800hMDSTATnModuleStatusnRegister(modules0-45)Section6.6.11
A00hMDCTLnModuleControlnRegister(modules0-45)Section6.6.12
SPRUEP9A–May2008PowerandSleepController(PSC)69
SubmitDocumentationFeedback