![](http://pdfasset.owneriq.net/b/46/b469adc8-40f1-453e-aa50-9dd973fa1731/b469adc8-40f1-453e-aa50-9dd973fa1731-bg19d.png)
AC Characteristics
ARM DDI 0363E Copyright © 2009 ARM Limited. All rights reserved. 15-13
ID013010 Non-Confidential, Unrestricted Access
The timing parameters for the dual-redundant core compare logic output buses,
DCCMOUT[7:0] and DCCMOUT2[7:0], are implementation-defined. Contact the
implementer of the macrocell you are working with.