Texas Instruments TMS320TCI648x Network Card User Manual


 
www.ti.com
SRIORegisters
Table57.SERDESReceiveChannelConfigurationRegistern(SERDES_CFGRXn_CNTL)Field
Descriptions(continued)
BitFieldValueDescription
15–14LOSLossofsignal.Enableslossofsignaldetectionwith2selectablethresholds.
00bDisabled.Lossofsignaldetectiondisabled.
01bHighthreshold.Lossofsignaldetectionthresholdintherange85to195mV
dfpp
.
ThissettingissuitableforInfiniband.
10bLowthreshold.Lossofsignaldetectionthresholdintherange65to175mV
dfpp
.
ThissettingissuitableforPCI-EandS-ATA.
11bReserved
13–12ALIGNSymbolalignment.Enablesinternalorexternalsymbolalignment.
00bAlignmentdisabled.Nosymbolalignmentwillbeperformedwhilethissettingis
selected,orwhenswitchingtothisselectionfromanother.
01bCommaalignmentenabled.Symbolalignmentwillbeperformedwhenevera
misalignedcommasymbolisreceived.
10bAlignmentjog.Thesymbolalignmentwillbeadjustedbyonebitpositionwhenthis
modeisselected(thatis,theALIGNvaluechangesfrom0xbto1xb).
11bReserved
11Reserved0Thisread-onlybitreturns0whenread.
10–8TERM001bInputtermination.Theonlyvalidvalueforthisfieldis001b.Thisvaluesetsthe
commonpointto0.8VDDTandsupportsACcoupledsystemsusingCML
transmitters.Thetransmitterhasnoeffectonthereceivercommonmode,whichis
settooptimizetheinputsensitivityofthereceiver.Commonmodeterminationis
viaa50pFcapacitortoVSSA.
7INVPAIRInvertpolarity.InvertspolarityofRIORXnandRIORXn.
0Normalpolarity.RIORXnisconsideredtobepositivedataandRIORXnnegative.
1Invertedpolarity.RIORXnisconsideredtobenegativedataandRIORXnpositive.
6–5RATEOperatingrate.Selectsfull,half,orquarterrateoperation.
00bFullrate.TwodatasamplestakenperPLLoutputclockcycle.
01bHalfrate.OnedatasampletakenperPLLoutputclockcycle.
10bQuarterrate.OnedatasampletakeneverytwoPLLoutputclockcycles.
11bReserved
4–2BUSWIDTH000bBuswidth.Alwayswrite000btothisfield,toindicatea10-bit-wideparallelbusto
theclock.Allothervaluesarereserved.SeeSection2.3.2.1foranexplanationof
thebus.
1Reserved0Alwayswrite0tothisreservedbit.
0ENRXEnablereceiver
0Disablethisreceiver.
1Enablethisreceiver.
Table58.EQBits
CFGRX[22–19]LowFreqGainZeroFreq(ate
28
(min))
0000bMaximum
0001bAdaptiveAdaptive
001xbReserved
01xxbReserved
126SerialRapidIO(SRIO)SPRUE13ASeptember2006
SubmitDocumentationFeedback