Filter
Top Products
www.ti.com
4.3.1DoorbellInterruptConditionStatusandClearRegisters
InterruptConditions
Table35.InterruptConditionStatusandClearBits
FieldAccessResetValueValueFunction
ICSxR00Conditionnotpresent
1Conditionpresent
ICCxW00Noeffect
1Cleartheconditionstatusbit(ICSx)
Theinterruptconditionstatusregisters(ICSRs)andtheinterruptconditionclearregisters(ICCRs)forthe
fourdoorbellsareshowninFigure46throughFigure49.TheseregistersareusedwhentheSRIO
peripheralreceivesdoorbellpackets.The16ICSbitsofeachinterruptconditionstatusregister(ICSR)
indicatetheincomingdoorbellinformationpacket.Forexample,thebitsICS15,ICS8,andICS0of
DOORBELL0_ICSRcorrespondtoDoorbell0informationbits15,8,and0.The16ICCbitsofeach
interruptconditionclearregister(ICCR)areusedtoclearthecorrespondingbitsintheICSR.Forexample,
theICC7bitofDOORBELL2_ICCRisusedtocleartheICS7bitofDOORBELL2_ICSR.
Figure46.Doorbell0InterruptConditionStatusandClearRegisters
Doorbell0InterruptConditionStatusRegister(DOORBELL0_ICSR)(AddressOffset0200h)
3116
Reserved
R-0
1514131211109876543210
ICS15ICS14ICS13ICS12ICS11ICS10ICS9ICS8ICS7ICS6ICS5ICS4ICS3ICS2ICS1ICS0
R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0
Doorbell0InterruptConditionClearRegister(DOORBELL0_ICCR)(AddressOffset0208h)
3116
Reserved
R-0
1514131211109876543210
ICC15ICC14ICC13ICC12ICC11ICC10ICC9ICC8ICC7ICC6ICC5ICC4ICC3ICC2ICC1ICC0
W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0
LEGEND:R=Readonly;W=Writeonly;-n=Valueafterreset
Figure47.Doorbell1InterruptConditionStatusandClearRegisters
Doorbell1InterruptConditionStatusRegister(DOORBELL1_ICSR)(AddressOffset0210h)
3116
Reserved
R-0
1514131211109876543210
ICS15ICS14ICS13ICS12ICS11ICS10ICS9ICS8ICS7ICS6ICS5ICS4ICS3ICS2ICS1ICS0
R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0
Doorbell1InterruptConditionClearRegister(DOORBELL1_ICCR)(AddressOffset0218h)
3116
Reserved
R-0
1514131211109876543210
ICC15ICC14ICC13ICC12ICC11ICC10ICC9ICC8ICC7ICC6ICC5ICC4ICC3ICC2ICC1ICC0
W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0
LEGEND:R=Readonly;W=Writeonly;-n=Valueafterreset
SPRUE13A–September2006SerialRapidIO(SRIO)87
SubmitDocumentationFeedback