Texas Instruments TMS320TCI648x Network Card User Manual


 
www.ti.com
4.3.2CPPIInterruptConditionStatusandClearRegisters
InterruptConditions
Figure48.Doorbell2InterruptConditionStatusandClearRegisters
Doorbell2InterruptConditionStatusRegister(DOORBELL2_ICSR)(AddressOffset0220h)
3116
Reserved
R-0
1514131211109876543210
ICS15ICS14ICS13ICS12ICS11ICS10ICS9ICS8ICS7ICS6ICS5ICS4ICS3ICS2ICS1ICS0
R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0
Doorbell2InterruptConditionClearRegister(DOORBELL2_ICCR)(AddressOffset0228h)
3116
Reserved
R-0
1514131211109876543210
ICC15ICC14ICC13ICC12ICC11ICC10ICC9ICC8ICC7ICC6ICC5ICC4ICC3ICC2ICC1ICC0
W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0
LEGEND:R=Readonly;W=Writeonly;-n=Valueafterreset
Figure49.Doorbell3InterruptConditionStatusandClearRegisters
Doorbell3InterruptConditionStatusRegister(DOORBELL3_ICSR)(AddressOffset0230h)
3116
Reserved
R-0
1514131211109876543210
ICS15ICS14ICS13ICS12ICS11ICS10ICS9ICS8ICS7ICS6ICS5ICS4ICS3ICS2ICS1ICS0
R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0R-0
Doorbell3InterruptConditionClearRegister(DOORBELL3_ICCR)(AddressOffset0238h)
3116
Reserved
R-0
1514131211109876543210
ICC15ICC14ICC13ICC12ICC11ICC10ICC9ICC8ICC7ICC6ICC5ICC4ICC3ICC2ICC1ICC0
W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0W-0
LEGEND:R=Readonly;W=Writeonly;-n=Valueafterreset
TheICSRsandtheICCRsfortheRXUandtheTXUareshowninFigure50andFigure51.These
interruptconditionregistersareusedwhentheSRIOperipheralreceivesandtransmitsdatamessage
packets.EachICSbitcorrespondstotheinterruptforoneofthebufferdescriptorqueues.Forexample,
thebitsICS15,ICS8,andICS0ofRX_CPPI_ICSRcorrespondtoRXbufferdescriptorqueues15,8,and
0.Similarly,thebitsICS15,ICS8,andICS0ofTX_CPPI_ICSRsupportTXbufferdescriptorqueues15,8,
and0.The16ICCbitsofeachinterruptconditionclearregister(ICCR)areusedtoclearthe
correspondingbitsintheICSR.
Forreception,theclearingofanyICSRbitdependsontheCPUwritingthevalueofthelastbuffer
descriptorprocessedtothecompletionpointer(CP)registerforthequeue(QUEUEn_RXDMA_CP).Port
hardwareclearstheICSRbitonlyiftheCPvaluewrittenbytheCPUequalstheportwrittenvalueinthe
CPregister.
88SerialRapidIO(SRIO)SPRUE13ASeptember2006
SubmitDocumentationFeedback