Filter
Top Products
www.ti.com
4.4.1.1CPPIInterruptConditionRoutingRegisters
InterruptConditions
WhendoorbellpacketsarereceivedbytheSRIOperipheral,theseICRRsroutedoorbellinterruptrequests
tointerruptdestinations.Forexample,ifICS6=1inDOORBELL2_ICSRandICR6=0010bin
DOORBELL2_ICRR,theinterruptrequestfromDoorbell2,bit6issenttointerruptdestination2.
Figure54.Doorbell0InterruptConditionRoutingRegisters
Doorbell0InterruptConditionRoutingRegister(DOORBELL0_ICRR)(AddressOffset0280h)
3128272423201916
ICR7ICR6ICR5ICR4
R/W-0000R/W-0000R/W-0000R/W-0000
15121187430
ICR3ICR2ICR1ICR0
R/W-0000R/W-0000R/W-0000R/W-0000
Doorbell0InterruptConditionRoutingRegister2(DOORBELL0_ICRR2)(AddressOffset0284h)
3128272423201916
ICR15ICR14ICR13ICR12
R/W-0000R/W-0000R/W-0000R/W-0000
15121187430
ICR11ICR10ICR9ICR8
R/W-0000R/W-0000R/W-0000R/W-0000
LEGEND:R/W=Read/Write;-n=Valueafterreset
Figure55showstheICRRsfortheRXU,andFigure56showstheICRRsfortheTXU.Theseregisters
routequeueinterruptstointerruptdestinations.Forexample,ifICS6=1inRX_CPPI_ICSRandICR6=
0010binRX_CPPI_ICRR,theinterruptrequestfromRXbufferdescriptorqueue6issenttointerrupt
destination2.Similarly,ifICS6=1inTX_CPPI_ICSRandICR6=0011binTX_CPPI_ICRR,theinterrupt
requestfromTXbufferdescriptorqueue6issenttointerruptdestination3.
Figure55.RXCPPIInterruptConditionRoutingRegisters
RXCPPIInterruptConditionRoutingRegister(RX_CPPI_ICRR)(AddressOffset02C0h)
3128272423201916
ICR7ICR6ICR5ICR4
R/W-0000R/W-0000R/W-0000R/W-0000
15121187430
ICR3ICR2ICR1ICR0
R/W-0000R/W-0000R/W-0000R/W-0000
RXCPPIInterruptConditionRoutingRegister2(RX_CPPI_ICRR2)(AddressOffset02C4h)
3128272423201916
ICR15ICR14ICR13ICR12
R/W-0000R/W-0000R/W-0000R/W-0000
15121187430
ICR11ICR10ICR9ICR8
R/W-0000R/W-0000R/W-0000R/W-0000
LEGEND:R/W=Read/Write;-n=Valueafterreset
SerialRapidIO(SRIO) 94SPRUE13A–September2006
SubmitDocumentationFeedback