Filter
Top Products
www.ti.com
7.10ExternalMemoryInterfaceA(EMIFA)
7.10.1EMIFADevice-SpecificInformation
SM320C6455-EP
FIXED-POINTDIGITALSIGNALPROCESSOR
SPRS462B–SEPTEMBER2007–REVISEDJANUARY2008
TheEMIFAcaninterfacetoavarietyofexternaldevicesorASICs,including:
•Pipelinedandflow-throughSynchronous-BurstSRAM(SBSRAM)
•ZBT(ZeroBusTurnaround)SRAMandLateWriteSRAM
•SynchronousFIFOs
•Asynchronousmemory,includingSRAM,ROM,andFlash
TiminganalysismustbedonetoverifyallACtimingsaremet.TIrecommendsutilizingI/Obuffer
informationspecification(IBIS)toanalyzeallACtimings.
ToproperlyuseIBISmodelstoattainaccuratetiminganalysisforagivensystem,seetheUsingIBIS
ModelsforTimingAnalysisapplicationreport(literaturenumberSPRA839).
Tomaintainsignalintegrity,serialterminationresistorsshouldbeinsertedintoallEMIFoutputsignallines
(fortheEMIFoutputsignals,seeTable2-3,TerminalFunctions).
AraceconditionmayexistwhencertainmasterswritedatatotheEMIFA.Forexample,ifmasterA
passesasoftwaremessageviaabufferinexternalmemoryanddoesnotwaitforindicationthatthewrite
completes,whenmasterBattemptstoreadthesoftwaremessage,thenthemasterBreadmaybypass
themasterAwriteand,thus,masterBmayreadstaledataand,therefore,receiveanincorrectmessage.
Somemasterperipherals(e.g.,EDMA3transfercontrollers)alwayswaitforthewritetocompletebefore
signalinganinterrupttothesystem,thusavoidingthisracecondition.Formastersthatdonothave
hardwareguaranteeofwrite-readordering,itmaybenecessarytoguaranteedataorderingviasoftware.
IfmasterAdoesnotwaitforindicationthatawriteiscomplete,itmustperformthefollowingworkaround:
1.Performtherequiredwrite.
2.PerformadummywritetotheEMIFAmoduleIDandrevisionregister.
3.PerformadummyreadtotheEMIFAmoduleIDandrevisionregister.
4.IndicatetomasterBthatthedataisreadytobereadaftercompletionofthereadinstep3.The
completionofthereadinstep3ensuresthatthepreviouswritewasdone.
C64x+PeripheralInformationandElectricalSpecifications 162SubmitDocumentationFeedback