Filter
Top Products
www.ti.com
2.6SignalGroupsDescription
•
TRST
IEEE Standard
1149.1
(JTAG)
Emulation
Reserved
Reset and
Interrupts
Control/Status
TDI
TDO
TMS
TCK
NMI
RESET
RSV03
RSV04
Clock/PLL1
and
PLL Controller
CLKIN1
EMU0
EMU1
SYSCLK4/GP[1]
(A)
EMU14
EMU15
EMU16
EMU17
RSV02
EMU18
RSV07
RSV09
RSV05
RSV43
RSV44
RSV42
•
•
•
•
•
RESETSTAT
CLKIN2
POR
PCI_EN
Peripheral
Enable/Disable
Clock/PLL2
PLLV2
PLLV1
A. This pin functions as GP[1] by default. For more details, see the Device Configuration section of this document.
SM320C6455-EP
FIXED-POINTDIGITALSIGNALPROCESSOR
SPRS462B–SEPTEMBER2007–REVISEDJANUARY2008
Figure2-6.CPUandPeripheralSignals
DeviceOverview 24SubmitDocumentationFeedback