Filter
Top Products
www.ti.com
7.12Host-PortInterface(HPI)Peripheral
7.12.1HPIDevice-SpecificInformation
7.12.2HPIPeripheralRegisterDescription(s)
SM320C6455-EP
FIXED-POINTDIGITALSIGNALPROCESSOR
SPRS462B–SEPTEMBER2007–REVISEDJANUARY2008
TheC6455deviceincludesauser-configurable16bitor32bitHost-portinterface(HPI16/HPI32).The
AEA14pincontrolstheHPI_WIDTH,allowingtheusertoconfiguretheHPIasa16bitor32bitperipheral.
SoftwarehandshakingviatheHRDYbitoftheHostPortControlRegister(HPIC)isnotsupportedonthe
C6455.
AnHPIbootisterminatedusingaDSPinterrupt.TheDSPinterruptisregisteredinbit0(channel0)ofthe
EDMAEventRegister(ER).ThiseventmustbeclearedbysoftwarebeforetriggeringtransfersonDMA
channel0.
Table7-54.HPIControlRegisters
HEXADDRESSRANGEACRONYMREGISTERNAMECOMMENTS
02880000-Reserved
TheCPUhasread/write
accesstothe
02880004PWREMU_MGMTHPIpowerandemulationmanagementregisterPWREMU_MGMTregister;
theHostdoesnothaveany
accesstothisregister.
02880008-02880024-Reserved
02880028-Reserved
0288002C-Reserved
TheHostandtheCPUhave
02880030HPICHPIcontrolregisterread/writeaccesstothe
HPICregister.
(1)
HPIAHPIaddressregister
TheHosthasread/write
02880034
(HPIAW)
(2)
(Write)
accesstotheHPIAregisters.
TheCPUhasonlyread
HPIAHPIaddressregister
02880038
accesstotheHPIAregisters.
(HPIAR)
(2)
(Read)
0288000C-028B007F-Reserved
02880080-028BFFFF-Reserved
(1)TheCPUcanwrite1totheHINTbittogenerateaninterrupttothehostanditcanwrite1totheDSPINTbittoclear/acknowledgean
interruptfromthehost.
(2)Therearetwo32bitHPIAregisters:HPIARforreadoperationsandHPIAWforwriteoperations.TheHPIcanbeconfiguredsuchthat
HPIARandHPIAWactasasingle32bitHPIA(single-HPIAmode)orastwoseparate32bitHPIAs(dual-HPIAmode)fromthe
perspectiveofthehost.TheCPUcanaccessHPIAWandHPIARindependently.FordetailsabouttheHPIAregistersandtheirmodes,
seetheTMS320C645xDSPHostPortInterface(HPI)User'sGuide(literaturenumberSPRU969).
SubmitDocumentationFeedbackC64x+PeripheralInformationandElectricalSpecifications179