Filter
Top Products
www.ti.com
5
6
2
AECLKIN
AECLKOUT1
4 4
1
3
7.10.3.1AsynchronousMemoryTiming
SM320C6455-EP
FIXED-POINTDIGITALSIGNALPROCESSOR
SPRS462B–SEPTEMBER2007–REVISEDJANUARY2008
Table7-43.SwitchingCharacteristicsOverRecommendedOperatingConditionsforAECLKOUTforthe
EMIFAModule
(1)(2)(3)
(seeFigure7-32)
-720
-850
A-1000/-1000
NO.PARAMETERUNIT
-1200
MINMAX
1t
c(EKO)
Cycletime,AECLKOUTE-0.7E+0.7ns
2t
w(EKOH)
Pulseduration,AECLKOUThighEH-0.7EH+0.7ns
3t
w(EKOL)
Pulseduration,AECLKOUTlowEL-0.7EL+0.7ns
4t
t(EKO)
Transitiontime,AECLKOUT1ns
5t
d(EKIH-EKOH)
Delaytime,AECLKINhightoAECLKOUThigh18ns
6t
d(EKIL-EKOL)
Delaytime,AECLKINlowtoAECLKOUTlow18ns
(1)E=theEMIFinputclock(AECLKINorSYSCLK4)periodinnsforEMIFA.
(2)ThereferencepointsfortheriseandfalltransitionsaremeasuredatV
OL
MAXandV
OH
MIN.
(3)EHisthehighperiodofE(EMIFinputclockperiod)innsandEListhelowperiodofE(EMIFinputclockperiod)innsforEMIFA.
Figure7-32.AECLKOUTTimingfortheEMIFAModule
Table7-44.TimingRequirementsforAsynchronousMemoryCyclesforEMIFAModule
(1)(2)(3)
(seeFigure7-33andFigure7-34)
-720
-850
A-1000/-1000
NO.UNIT
-1200
MINMAX
3t
su(EDV-AOEH)
Setuptime,AEDxvalidbeforeAAOEhigh6.5ns
4t
h(AOEH-EDV)
Holdtime,AEDxvalidafterAAOEhigh0ns
5t
su(ARDY-EKOH)
Setuptime,AARDYvalidbeforeAECLKOUTlow1ns
6t
h(EKOH-ARDY)
Holdtime,AARDYvalidafterAECLKOUTlow2ns
7t
w(ARDY)
Pulsewidth,AARDYassertionanddeassertion2E+5ns
Delaytime,fromAARDYsampleddeassertedonAECLKOUTfallingto
8t
d(ARDY-HOLD)
4Ens
beginningofprogrammedholdperiod
Setuptime,beforeendofprogrammedstrobeperiodbywhichAARDY
9t
su(ARDY-HOLD)
2Ens
shouldbeassertedinordertoinsertextendedstrobewaitstates.
(1)E=AECLKOUTperiodinnsforEMIFA
(2)Toensuredatasetuptime,simplyprogramthestrobewidthwideenough.
(3)AARDYisinternallysynchronized.TouseAARDYasanasynchronousinput,thepulsewidthoftheAARDYsignalshouldbeatleast2E
toensuresetupandholdtimeismet.
SubmitDocumentationFeedbackC64x+PeripheralInformationandElectricalSpecifications165