Epson Research and Development Page 3
Vancouver Design Center
13705SPLT Display Utility S1D13705
Issue Date: 01/02/12 X27A-B-003-02
13705SPLT
13705SPLT demonstrates S1D13705 split screen capability by showing two different areas
of display memory on the screen simultaneously.
Screen 1 memory is located at the start of the display buffer and is filled with horizontal
bars. Screen 2 memory is located immediately after Screen 1 in the display buffer and is
filled with vertical bars. On either user input or elapsed time, the line compare register value
is changed to adjust the amount of display area taken up by each screen.
The 13705SPLT display utility must be configured and/or compiled to work with your
hardware platform. The program 13705CFG.EXE can be used to configure 13705SPLT.
Consult the 13705CFG users guide, document number X27A-B-001-xx, for more infor-
mation on configuring S1D13705 utilities.
This software is designed to work in both embedded and personal computer (PC) environ-
ments. For the embedded environment, it is assumed that the system has a means of
downloading software from the PC to the target platform. Typically, this is done by serial
communications. The PC uses a terminal program to send control commands and infor-
mation to the target processor. Alternatively, the PC can program an EPROM, which is then
placed in the target platform. Some target platforms can also communicate with the PC via
a parallel port connection, or an Ethernet connection.
S1D13705 Supported Evaluation Platforms
13705SPLT has been tested with the following S1D13705 supported evaluation platforms:
• PC system with an x86 processor. Both 16-bit and 32-bit code is supported.
• M68EC000IDP (Integrated Development Platform) board, revision 3.0, with a Motorola
M68EC000 processor.
• SH3-LCEVB board, revision B, with an Hitachi SH-3 HD6417780 processor.
If the platform you are using is different from the above, please see the S1D13705
Programming Notes and Examples manual, document number X26A-G-002-xx.