Filter
Top Products
6-16 Electrical Specifications
Figure 6.12 64-Bit Address Operating Register/SCRIPTS RAM Read
Table 6.18 64-Bit Address Operating Register/SCRIPTS RAM Read
Symbol Parameter Min Max Unit
t
1
Shared signal input setup time 7 – ns
t
2
Shared signal input hold time 0 – ns
t
3
CLK to shared signal output valid – 11 ns
CLK
(Driven by System)
FRAME/
(Driven by Master)
AD[31:0]
(Driven by Master-Addr;
LSI53C875A-Data)
C_BE[3:0]
(Driven by Master)
PA R
(Driven by Master-Addr;
LSI53C875A-Data)
IRDY/
(Driven by Master)
TRDY/
(Driven by LSI53C875A)
STOP/
(Driven by LSI53C875A)
DEVSEL/
(Driven by LSI53C875A)
t
1
t
2
t
3
OutIn
Byte Enable
BusDual
Addr
Addr
Lo
Addr
Hi
Data
Out
t
1
t
1
t
1
t
2
t
2
t
2
t
2
t
1
t
1
t
3
t
3
t
3
t
3
In
CMD