Filter
Top Products
Architecture
126
BLTZ Branch On Less Than Zero BLTZ
31 26 25 21 20 16 15 0
BCOND
000001
rs
BLTZ
00000
offset
6 5 5 16
Format :
BLTZ rs, offset
Description :
Generates a branch target address by adding the address of the instruction in the delay slot to the 16-
bit offset (that has been left-shifted two bits and sign-extended to 32 bits). If the value in general-
purpose register rs is negative (i.e., the sign bit of rs is 1), the program branches to the target address
after a one-cycle delay.
Operation :
T:
T + 1:
target ← (offset
15
)
14
|| offset || 0
2
condition ← (GPR[rs]
31
= 1)
if condition then
PC ← PC + target
endif
Exceptions :
None