Filter
Top Products
THE INSTRUCTION SET
PCHL (Jump
Hand
l indirect -
1
move
Hand
l
to
PC)
(PCH) -
(H)
(PCl)
-
(l)
The content
of
register H is moved
to
the
high-order eight
bits
of
register
PC.
The
content
of
register l is moved
to
the low-
order eight bits
of
register
PC.
o 1
o
o
Cycles: 1
States: 6
(8085),
5
(8080)
Addressing: register
Flags: none
5.6.5 Stack,
1/0,
and Machine Control Group
This group
of
instructions performs
110,
manipu-
lates
the Stack, and alters internal control
flags.
Unless
otherwise specified, condition flags are
not
affected
by
any Instructions in
this
group.
PUSH
rp (Push)
«SP)
- 1) - (rh)
«SP)
-
2)
- (rl)
«SP)
-
(SP)
- 2
The content
of
the high-order register
of
register pair rp is moved
to
the memory
location whose address is one less than
the content
of
register
SP.
The content
of
the low-order register
of
register pair rp is
moved
to
the memory location whose
ad-
dress is
two
less than the content
of
register
SP.
The content
of
register
SP
is
decremented by
2.
Note: Register pair rp =
SP
may not be specified.
I
I I I I I
1 R P 0 1 0
Cycles:
3
States:
12
(8085),
11
(8080)
Addressing: reg. indirect
Flags: none
PUSH
PSW
(Push processor status word)
«SP)
-
1)
-
(A)
«SP)
-
2)0
-
(CY)
,«SP) -
2)1
- X
«SP)
-
2)2
-
(P)
,
«SP)
-
2)a
- X
«SP)
-
2)4
-
(AC)
,«SP) -
2)5
- X
«SP)
-
2)6
....
(Z)
,
«SP)
-
2h
-
(S)
(SP)
-
(SP)
- 2
X:
Undefined.
* All mnemonics copyrighted © Intel Corporation
1976.
5-15
The content
of
register A is moved
to
the
memory
location whose address is one
less than register
SP.
The contents
of
the
condition
flags are assembled
into
a pro-
cessor status word and the word is moved
to
the memory location whose address is
two
less than the content
of
register
SP.
The content
of
register
SP
is decremented
by
two.
1
o
1
o
Cycles: 3
States:
12
(8085),
11
(8080)
Addressing: reg. indirect
Flags: none
FLAG
WORD
1
0
7
0
6
05
0
4
03
02
01
Do
S
Z X
I
AC
I
X P X
I
Cy
I
X:
undefined
POP
rp
(Pop)
1
(rl) -
«SP»
(rh) -
«SP)
+
1)
(SP)
-
(SP)
+ 2
The content of the memory
location, whose
address is specified by the content
of
register
SP,
is moved
to
the low-order
register
of
register pair rp. The content
of
the memory location, whose address is one
more than the content
of
register
SP,
is
moved
to
the high-order register
of
register
rp. The
content
of
register
SP is in-
cremented by
2.
Note: Register
pair
rp =
SP may not be specified.
1
R
P 0 0 0
1
Cycles: 3
States:
10
Addressing: reg.indirect
Flags: none