Timer_A Introduction
12-2 Timer_A
12.1 Timer_A Introduction
Timer_A is a 16-bit timer/counter with three or five capture/compare registers.
Timer_A can support multiple capture/compares, PWM outputs, and interval
timing. Timer_A also has extensive interrupt capabilities. Interrupts may be
generated from the counter on overflow conditions and from each of the
capture/compare registers.
Timer_A features include:
- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Three or five configurable capture/compare registers
- Configurable outputs with PWM capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer_A interrupts
The block diagram of Timer_A is shown in Figure 12−1.
Note: Use of the Word Count
Count is used throughout this chapter. It means the counter must be in the
process of counting for the action to take place. If a particular value is directly
written to the counter, then an associated action will not take place.
Note: Second Timer_A On Select Devices
MSP430x415, MSP430x417, and MSP430xW42x devices implement a
second Timer_A with five capture/compare registers. On these devices, both
Timer_A modules are identical in function, except for the additional
capture/compare registers.