Timer_A Operation
12-7Timer_A
Continuous Mode
In the continuous mode, the timer repeatedly counts up to 0FFFFh and restarts
from zero as shown in Figure 12−4. The capture/compare register TACCR0
works the same way as the other capture/compare registers.
Figure 12−4. Continuous Mode
0h
0FFFFh
The TAIFG interrupt flag is set when the timer counts from 0FFFFh to zero.
Figure 12−5 shows the flag set cycle.
Figure 12−5. Continuous Mode Flag Setting
FFFEh FFFFh 0h
Timer Clock
Timer
Set TAIFG
1h FFFEh FFFFh 0h