Maxim DS33R11 Switch User Manual


 
DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver
14 of 344
2.12 T1/E1/J1 Framer
Fully independent transmit and receive functionality
Full receive and transmit path transparency
T1 framing formats include D4 (SLC-96) and ESF
Detailed alarm and status reporting with optional interrupt support
Large path and line error counters for:
o T1: BPV, CV, CRC6, and framing bit errors
o E1: BPV, CV, CRC4, E-bit, and frame alignment errors
Timed or manual update modes
DS1 idle code generation on a per-channel basis in both transmit and receive paths
o User-defined
o Digital milliwatt
ANSI T1.403-1998 Support
RAI-CI detection and generation
AIS-CI detection and generation
E1 ETS 300 011 RAI generation
G.965 V5.2 link detect
Ability to monitor one DS0 channel in both the transmit and receive paths
In-band repeating pattern generators and detectors
o Three independent generators and detectors
o Patterns from 1 to 8 bits or 16 bits in length
RCL, RLOS, RRA, and RAIS alarms interrupt on change-of-state
Flexible signaling support
o Software or hardware based
o Interrupt generated on change of signaling data
o Receive signaling freeze on loss-of-sync, carrier loss, or frame slip
Addition of hardware pins to indicate carrier loss and signaling freeze
Automatic RAI generation to ETS 300 011 specifications
Access to Sa and Si bits
Option to extend carrier loss criteria to a 1ms period as per ETS 300 233
Japanese J1 support
o
Ability to calculate and check CRC6 according to the Japanese standard
o
Ability to generate Yellow Alarm according to the Japanese standard
2.13 TDM Bus
Dual two-frame independent receive and transmit elastic stores
o Independent control and clocking
o Controlled slip capability with status
o Minimum delay mode supported
Programmable output clocks for fractional T1, E1, H0, and H12 applications
Hardware signaling capability
o Receive signaling reinsertion to a backplane multiframe sync
o Availability of signaling in a separate PCM data stream
o Signaling freezing
Ability to pass the T1 F-bit position through the elastic stores in the 2.048MHz backplane mode
Access to the data streams in between the framer/formatter and the elastic stores
User-selectable synthesized clock output