Maxim DS33R11 Switch User Manual


 
DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver
281 of 344
Register Name:
TR.RSiAF
Register Description:
Received Si Bits of the Align Frame
Register Address:
C8h
Bit # 7 6 5 4 3 2 1 0
Name SiF0 SiF2 SiF4 SiF6 SiF8 SiF10 SiF12 SiF14
Default 0 0 0 0 0 0 0 0
Bit 7: Si Bit of Frame 0 (SiF0)
Bit 6: Si Bit of Frame 2 (SiF2)
Bit 5: Si Bit of Frame 4 (SiF4)
Bit 4: Si Bit of Frame 6 (SiF6)
Bit 3: Si Bit of Frame 8 (SiF8)
Bit 2: Si Bit of Frame 10 (SiF10)
Bit 1: Si Bit of Frame 12 (SiF12)
Bit 0: Si Bit of Frame 14 (SiF14)
Register Name:
TR.RSiNAF
Register Description:
Received Si Bits of the Nonalign Frame
Register Address:
C9h
Bit # 7 6 5 4 3 2 1 0
Name SiF1 SiF3 SiF5 SiF7 SiF9 SiF11 SiF13 SiF15
Default 0 0 0 0 0 0 0 0
Bit 7: Si Bit of Frame 1 (SiF1)
Bit 6: Si Bit of Frame 3 (SiF3)
Bit 5: Si Bit of Frame 5 (SiF5)
Bit 4: Si Bit of Frame 7 (SiF7)
Bit 3: Si Bit of Frame 9 (SiF9)
Bit 2: Si Bit of Frame 11 (SiF11)
Bit 1: Si Bit of Frame 13 (SiF13)
Bit 0: Si Bit of Frame 15 (SiF15)