DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver
329 of 344
Figure 13-14. Receive-Side Timing, Elastic Store Enabled
F
t
t
R
t
D3
t
D4
t
D4
t
D4
t
t
SU
HD
RSERO / RSIG
RCHCLK
RCHBLK
1
RSYNC
2
RSYNC
RSYSCLK
SL
t
t
SP
SH
t
t
D4
RMSYNC
SEE NOTE 3
NOTE 1: RSYNC IS IN THE OUTPUT MODE.
NOTE 2: RSYNC IS IN THE INPUT MODE.
NOTE 3: F-BIT WHEN MSTRREG.1 = 0, MSB OF TS0 WHEN MSTREG.1 = 1.