Filter
Top Products
Rev. 1.00, 05/04, page 126 of 544
7.10.3 Port A Input Data Register (PAPIN)
PAPIN indicates the port A state.
Bit Bit Name Initial Value R/W Description
7 PA7PIN Undefined* R
6 PA6PIN Undefined* R
5 PA5PIN Undefined* R
4 PA4PIN Undefined* R
3 PA3PIN Undefined* R
2 PA2PIN Undefined* R
1 PA1PIN Undefined* R
0 PA0PIN Undefined* R
Reading PAPIN always returns the pin states. PAPIN
has the same address as PADDR. If a write is
performed, the port A settings will change.
Note: * The initial value is determined according to the PA7 to PA0 pin states.
7.10.4 Pin Functions
• PA7/KIN15/PS2CD
The pin function is switched as shown below according to the combination of the KBIOE bit in
KBCRH_2 of the keyboard buffer controller, and the PA7DDR bit.
KBIOE 0 1
PA7DDR 0 1 —
PA7 input pin PA7 output pin PS2CD output pin Pin Function
KIN15 input pin, PS2CD input pin*
Note: * When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS
open-drain output, and has direct bus drive capability. This pin can always be used as
the PS2CD or KIN15 input pin.
• PA6/KIN14/PS2CC
The pin function is switched as shown below according to the combination of the KBIOE bit in
KBCRH_2 of the keyboard buffer controller, and the PA6DDR bit.
KBIOE 0 1
PA6DDR 0 1 —
PA6 input pin PA6 output pin PS2CC output pin Pin Function
KIN14 input pin, PS2CC input pin*
Note: * When the KBIOE bit is set to 1 or the IICS bit in STCR is set to 1, this pin is an NMOS
open-drain output, and has direct bus drive capability. This pin can always be used as
the PS2CC or KIN14 input pin.