Filter
Top Products
AMD Geode™ SC2200 Processor Data Book 297
Core Logic Module - USB Controller Registers - PCIUSB
32580B
6 RootHubStatusChangeEnable.
0: Ignore.
1: Disable interrupt generation due to Root Hub Status Change.
5 FrameNumberOverflowEnable.
0: Ignore.
1: Disable interrupt generation due to Frame Number Overflow.
4 UnrecoverableErrorEnable. This event is not implemented. All writes to this bit will be ignored.
3 ResumeDetectedEnable.
0: Ignore.
1: Disable interrupt generation due to Resume Detected.
2 StartOfFrameEnable.
0: Ignore.
1: Disable interrupt generation due to Start of Frame.
1 WritebackDoneHeadEnable.
0: Ignore.
1: Disable interrupt generation due to Writeback Done Head.
0 SchedulingOverrunEnable.
0: Ignore.
1: Disable interrupt generation due to Scheduling Overrun.
Note: Writing a 1 to a bit in this register clears the corresponding bit, while writing a 0 to a bit leaves the bit unchanged.
Offset 18h-1Bh HcHCCA Register (R/W) Reset Value = 00000000h
31:8 HCCA. Pointer to HCCA base address.
7:0 Reserved. Read/Write 0s.
Offset 1Ch-1Fh HcPeriodCurrentED Register (R/W) Reset Value = 00000000h
31:4 PeriodCurrentED. Pointer to the current Periodic List ED.
3:0 Reserved. Read/Write 0s.
Offset 20h-23h HcControlHeadED Register (R/W) Reset Value = 00000000h
31:4 ControlHeadED. Pointer to the Control List Head ED.
3:0 Reserved. Read/Write 0s.
Offset 24h-27h HcControlCurrentED Register (R/W) Reset Value = 00000000h
31:4 ControlCurrentED. Pointer to the current Control List ED.
3:0 Reserved. Read/Write 0s.
Offset 28h-2Bh HcBulkHeadED Register (R/W) Reset Value = 00000000h
31:4 BulkHeadED. Pointer to the Bulk List Head ED.
3:0 Reserved. Read/Write 0s.
Offset 2Ch-2Fh HcBulkCurrentED Register (R/W) Reset Value = 00000000h
31:4 BulkCurrentED. Pointer to the current Bulk List ED.
3:0 Reserved. Read/Write 0s.
Offset 30h-33h HcDoneHead Register (R/W) Reset Value = 00000000h
31:4 DoneHead. Pointer to the current Done List Head ED.
3:0 Reserved. Read/Write 0s.
Table 6-42. USB_BAR+Memory Offset: USB Controller Registers (Continued)
Bit Description