Intel 8080 Laptop User Manual


 
INSTRUCTION SET
Summary
of
Processor Instructions
Instruction
Code
11
J
Clock(2)
Instruction
Code
11
J
Clock
(2)
Mnemonic
Description
07
06
Os
04
03 02
0,
Do
Cycles
Mnemonic
Description
07
06
Os
04 03 02
0,
Do
Cycles
MOV
r1
r2
Move
register
to
register
0 1 0 0 0
S S S
5
RZ
Return
on
zero
0 0
'1
0 0 0
5/11
MOVM.r
Move
register
to
memory
0
1
1
1 0 S
S S
7
RNZ
Return
on
no
zero
0 0
0 0
C 0
5/11
MOVr.M
Move
memory
to
register
0 1 0 0 0 1
1
0
7
RP
Return
on
positive
1
1
0
0
0
0
5/11
HLT
Halt
0
1 1
1
0
1
1
0
7
RM
Return
on
minus
1
1 1
0 0 0
5/11
MVI
r
Move
immediate
register
0
0
0
0 0
1 1
0
7
RPE
Return
on
parity
even
1
0
1
0 0 0
5/11
MVIM
Move
immediate
memory
0 0
1 1
0
1 1
0
10
RPO
Return
on
parity
odd
1
0 0 0 0
0
5/11
tNR
r
I
ncrement
register
0
0
0 0 0
1
0 0
5
RST
Restart
A A A 1 1
1
11
OCR
r
Decrement
register
0
0
0 0 0 1
0 1 5
IN
Input
0
1 1
0
1 1
10
INR
M
I
ncrement
memory
0 0 1 1
0
1
0
0
10
OUT
Output
0 1
0 0
1
1
10
OCR
M
Decrement
memory
0 0 1 1 0
1 0
1
10
LXI
B
Load
Immediate
register
0 0 0
0 0
1
10
AOOr
Add
register
to
A
1
0 0 0 0
S S S 4
Pair
B&C
AOCr
Add
register
to
A
with
carry
1
0 0 0 1
S
S
S
4
LXIO
Load
immediate
register
10
SUB
r
Subtract
register
from
A
1
0
0
1
0
S S S
4
Pair
0 &E
SBB
r
Subtract
register
from
A
1
0
0
1 1
S
S S
4
LXI
H
Load
immediate
register
10
with
borrow
Pair
H&L
ANAr
And
register
with
A
0 S
S
LXI
SP
Load
immediate
stack
pointer
10
XRA
r
Exclusive
Or
register
with
A
0 S S
PUSH
B
Push
register
Pair
B&C
on
11
ORA
r
Or
register
with
A
0 S S
stack
CMPr
Compare
register
with
A
0 S S
PUSH
0
Push
register
Pair
0 &E
on
11
ADO
M
Add
memory
to
A
0 1 0
stack
AOC
M
Add
memory
to
A
with
carry
0
1
0
PUSH
H
Push
register
Pair
H&L
on
11
SUB
M
Subtract
memory
from
A
0
1
0
stack
SBB
M
Subtract
memory
from
A
0
1
0
PUSH
PSW
Push
A
and
Flags
11
with
borrow
on
stack
ANA
M
And
memory
with
A
POP
B
Pop
register
pair
B& C
off
10
XRA
M
Exclusive
Or
memory
with
A
stack
ORA
M
Or
memory
with
A
POP
0
Pop
register
pair
0 &E
off
10
CMPM
Compare
memory
with
A
stack
AOI
Add
immediate
to
A
POP
H
Pop
register
pair
H&L
off
10
ACI
Add
immediate
to
A
with
stack
carry
POP
PSW
Pop
A
and
Flags
10
SUI
Subtract
immediate
from
A
off
stack
SBI
Subtract
immediate
from
A
STA
Store
A
direct
0
13
with
borrow
LOA
Load
A
direct
0
13
ANI
And
immediate
with
A
XCHG
Exchange
0 &
E.
H&L
0 4
XRI
Exclusive
Or
immediate
with
Registers
A
XTHL
Excnange
top
of
stack,
H&L 1
1 1
0 0 0 1 1
18
ORI
Or
immediate
with
A 1
1 1
0
7
SPHL
H&L
to
stack
pointer
1 1 1 1 1
0
0 1 5
CPt
Compare
immediate
with
A
1 1 1
1
7
PCHL
H&L
to
program
counter 1
1 1
0 1 0 0 1
5
RLC
Rotate
A
left
0 0 0
0
4
DAD
B
Add
B&C
to
H&L
0 0
0 0
1
0 0 1
10
RRC
Rotate
A
right
0 0
0
1
4
DAD
0
Add
D&E
to
H&L
(l
0 0 1 1 0 0 1
10
RAL
Rotate
A
left
through
carry
0
0 0
0
4
DAD
H
Add
H&L
to
H&L
0 0
1
0 1 0 0 1
10
RAR
Rotate
A
right
through
0 0 0
1
4
DAD
SP
Add
stack
pointer
to
H&L
0 0
1 1 1
0 0
1
10
carry
STAX
B
Store
A
indirect
0 0
0 0 0 0
1 0
7
JMP
Jump
unconditional
0 0
0
0
1
1
10
STAX
0
Store
A
indirect
0
0 0
1
0 0
1 0
7
JC
Jump
on
carry
0
1 1
0
1
0
10
LOAX
B
Load
A
indirect
0 0 0 0
1
0 1 0
7
JNC
Jump
on
no
carry
0
1
0
0
1 0
10
LOAX
0
Load
A
indirect
0 0 0 1 1
0
1
0
7
JZ
Jump
on
zero
0 0
1 0 1
0
10
INX
B
Increment
B&C
registers
0 0 0 0
0 0
1 1 5
JNZ
Jump
on
no
zero
0 0
0 0
1 0
10
INX
0
Increment
0 &E
registers
0 0 0 1 0 0 1 1 5
JP
Jump
on
positive
1
1
0 0
1
0
10
INX
H
Increment
H&L
registers
0 0 1
0 0 0 1
1 5
JM
Jump
on
minus
1
1
1
0
1
0
10
INX
SP
I
ncrement
stack
pointer
0 0 1 1
0 0
1
1
5
JPE
Jump
on
parity
even
1 0
1
0
1 0
10
OCX
B
Decrement
B&C
0 0 0 0
1
0
1 1 5
JPO
Jump
on
parity
odd
1 0 0
0
1 0
10
OCX
0
Decrement
0 &E
0 0 0
1
1
0
1
1
5
CALL
Call
unconditional
0 0
1
1
0
1
17
OCX
H
Decrement
H&L
0 0
1
0
1
0
1
1
5
CC
Call
on
carry
0
1 1 1 0 0
11/17
OCX
SP
Decrement
stack
pointer
0 0
1 1
1
. 0
1 1 5
CNC
"Call
on
no
carry
0
1
0
1
0 0
11/17
CMA
Complement
A
0
0
1
0
1
1 1 1 4
CZ
Call
on
zero
0 0
1
1
0
0
11/17
STC
Set
carry
0
0
1 1 0
1 1 1 4
CNZ
Call
on
no
zero
0 0 0
1
0
0
11/17
CMC
Complement
carry
0
0
1 1
1 1
1 1 4
CP
Call
on
positive
1 1
0
1 0
0
11/17
OAA
Decimal
adjust A
0
0
1
0
0 1
1
1
4
CM
Call
on
minus
1 1 1
1
0 0
11/17
SHLO
Store H&L
direct
0 0 1 0 0 0
1
0
16
CPE
Call
on
parity
even
1
0
1 1
0 0
11/17
LHLO
Load
H& L
direct
0 0
1
0
1
0
1
0
16
CPO
Call
on
parity
odd
1
0
0
1
0 0
11/17
EI
Enable
Interrupts
1
1
1
1 1
0
1 1 4
RET
Return
0
0
1
0 0
1
10
01
Disable
interrupt 1
1
1
1 0 0
1 1 4
RC
Return
on
carry
0
1 1
0 0
0
5/11
NOP
No-operation
0
0 0 0 0 0 0
0
4
RNC
Return
on
no
carry
0
1
0
0 0 0
5/11
NOTES: 1.
DOD
or
SSS
-
000
B - 001 C -
010
0 - 011 E -
100
H -
101
L -
110
Memory
- 111 A.
2.
Two
possible cycle times,
(5/11)
indicate
instruction
cycles dependent on
condition
flags.