FR81 Family
230 FUJITSU MICROELECTRONICS LIMITED CM71-00105-1E
CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS
7.64
7.64 FADDs (Single Precision Floating Point Add)
FRk is added to FRj, and its result is stored in FRi.
● Assembler Format
FADDs FRk, FRj, FRi
● Operation
FRk + FRj → FRi
● Classification
Single-precision floating point instruction, FR81 family
● Execution Cycles
1 cycle
● Instruction Format
● EIT Occurrence and Detection
An invalid instruction exception (FPU absence error), an FPU exception, or an interrupt is detected.
MSB LSB
(n+0)0000011110100000
(n+2) - FRk FRj FRi