FR81 Family
352 FUJITSU MICROELECTRONICS LIMITED CM71-00105-1E
CHAPTER 7 DETAILED EXECUTION INSTRUCTIONS
7.136
7.136 MULUH (Multiply Unsigned Halfword Data)
Multiplies the half-word data in the lower 16 bits of Rj by the half-word data in the lower
16 bits of Ri as unsigned numbers, and stores the resulting unsigned 32-bit data in the
multiplication/division register (MDL). The multiplication/division register (MDH) is
undefined.
● Assembler Format
MULUH Rj, Ri
● Operation
Ri × Rj → MDL
● Flag Change
N: Set when the MSB of the MDL of the operation result is "1", cleared when the MSB is "0".
Z: Set when the MDL of the operation result is zero, cleared otherwise.
V, C: Unchanged.
● Classification
Multiply/Divide Instruction
● Execution Cycles
3 cycles
● Instruction Format
NZV C
CC - -
MSB LSB
10111011 Rj Ri