Filter
Top Products
9-32 SA-1100
Developer’s Manual
System Control Module
9.5.6 Pin Operation in Sleep Mode
The SA-1100 pins are categorized by the following types based on their behavior during sleep mode:
Type 1 – These pins are outputs and are driven low during sleep. These pins hold their state after
sleep mode is exited until the DRAM_control_hold bit in the PSSR is cleared.
Type 2 – These pins are outputs and are normally driven to a one in sleep. To support systems that
power down external devices, these pins can also be tristated in sleep through the use of the
FLOAT_STATIC and FLOAT_PCMCIA bits in the PCFR. See the Section 9.5, “Power Manager”
on page 9-26.
Type 3 – These pins are I/Os. When programmed as outputs, they can be actively held high or low
during sleep. When programmed as inputs, they are actively sampled by the SA-1100.
Type 4 – These pins are I/Os but become inputs during sleep. They can be programmed to hold the pin
state at a zero or can be tristated. The receivers on these pins are disabled during sleep. These pins hold
their state after sleep mode is exited until the peripheral_control_hold bit in the PSSR is cleared.
Type 5 – These pins are outputs and are actively driven during sleep.
Type 6 – These pins are outputs and are tristated during sleep.
Type 7 – These pins are inputs and are actively sampled during sleep.
Type 8 – These pins are inputs and are not observed during sleep; the receiver is disabled.
Type 9 – These pins are analog inputs and outputs, and are always active.
Table 9-3. Pin State During Step
Pin Name Type Pin Name Type Pin Name Type Pin Name Type
A<25:0> 1 nPREG 1 RXD_2 4 nRESET_OUT 1
D<31:0> 1 L_DD<7:0> 4 TXD_3 4 nTRST 8
nCS<3:0> 2 L_FCLK 4 RXD_3 4 TDI 8
nOE 2 L_BIAS 4 GP<27:0> 3 TDO 6
nWE 2 TXD_C 4 ROM_SEL 8 TMS 8
nRAS<3:0> 1 RXD_C 4 PXTAL 9 TCK 8
nCAS<3:0> 1 SCLK_C 4 PEXTAL 9 TCK_BYP 7
nPIOW 2 SFRM_C 4 TXTAL 9 TESTCLK 7
nPIOR 2 UDC+ 4 TEXTAL 9 VDD —
nPCE<2:1> 2 UDC- 4 PWR_EN 5 VDDX —
nIOIS16 2 TXD_1 4 BATT_FAULT 7 VSS —
nPWAIT 2 RXD_1 4 VDD_FAULT 7 VSSX —
PSKTSEL 1 TXD_2 4 nRESET 7 — —