Filter
Top Products
Add to Accumulator
ADD
7-23
Assembly Language Instructions
Syntax ADD
dma
[,
shift
] Direct addressing
ADD
dma
, 16 Direct with left shift of 16
ADD
ind
[,
shift
[, AR
n
]] Indirect addressing
ADD
ind
, 16 [, AR
n
] Indirect with left shift of 16
ADD #
k
Short immediate addressing
ADD #
lk
[,
shift
] Long immediate addressing
Operands dma: 7 LSBs of the data-memory address
shift: Left shift value from 0 to 15 (defaults to 0)
n: Value from 0 to 7 designating the next auxiliary register
k: 8-bit short immediate value
lk: 16-bit long immediate value
ind: Select one of the following seven options:
* *+ *– *0+ *0– *BR0+ *BR0–
ADD
dma
[,
shift
]
1514131211109876543210
0
010 shift 0 dma
ADD
dma
, 16
1514131211109876543210
0
11000010 dma
ADD
ind
[,
shift
[, AR
n
]]
1514131211109876543210
0
010 shift 1 ARU N NAR
Note: ARU, N, and NAR are defined in Section 6.3,
Indirect Addressing Mode
(page 6-9).
ADD
ind
, 16 [, AR
n
]
1514131211109876543210
0
11000011 ARU N NAR
Note: ARU, N, and NAR are defined in Section 6.3,
Indirect Addressing Mode
(page 6-9).
ADD #
k
1514131211109876543210
1
0111000 k
ADD #
lk
[,
shift
]
1514131211109876543210
1
01111111001 shift
lk
Opcode