Filter
Top Products
11-8 March, 2003 Developer’s Manual
Intel
®
80200 Processor based on Intel
®
XScale
™
Microarchitecture
Bus Controller
BCUMOD.AF affects the behavior of the BCU when it is reading a 32-byte block (a cache
line-fill). If this bit is ‘0’, then the BCU always emits the 32-byte aligned address of the cache line
when requesting it. If this bit is ‘1’, then the BCU emits the address of the “critical word” in the
cache line when requesting it. This latter setting allows external logic to implement CWF logic (as
detailed in Section 10.2.3) which will usually yield higher performance.