Filter
Top Products
161
4.17 Bus Timing
• Hyper DRAM interface: Read
• Hyper DRAM interface: Write
• Hyper DRAM interface
■
DRAM Refresh
• CAS before RAS (CBR) refresh
• Automatic wait cycle of CBR refresh
•Selfrefresh
■
External Bus Request
• Bus control release
• Bus control acquisition