Filter
Top Products
165
4.17 Bus Timing
specified areas are 8 bits wide, D23 to D16 automatically become I/O ports, which are set to
High-Z.
The above example shows the case, where D23 to D16 and WR1X are used as I/O ports. If
the bus width of at least one of chip select areas 0 to 5 is set to 16 bits, D23 to D16 and
WR1X cannot be used as I/O ports.
• DACK0 to DACK2 and E0P0 to E0P2 are output in external bus cycles. The DMAC register
specifies whether to output these signals. The output time is the same as WR0X to WR1X.
Pin D31-24
WR0X
D23-16
WRIX
Maximum bus width
16 bits D31-24
WR0X
D23-16
WRIX
8 bits D31-24
WR0X
I/O port