Fujitsu F2MCTM-16LX Computer Hardware User Manual


 
259
CHAPTER 14 16-BIT RELOAD TIMER
14.5.2 Operation in Event Count Mode
In the event count mode, after the 16-bit reload timer is started, the edge of the signal
input to the TIN pin is detected to perform the count operation of the 16-bit timer
register (TMR). When the operation mode and the reload mode are set, a rectangular
wave or a toggle wave is outputted from the TOT pin.
Setting of Event Count Mode
The 16-bit reload timer is placed in the event count mode by setting the count clock select bits in the
timer control status register (TMCSR:CSL1, CSL0) to "11
B
".
In the event count mode, the TMR decrements in synchronization with the edge detection of the external
event clock input to the TIN pin.
[Setting initial value of counter]
After the 16-bit reload timer is started, the value set in the TMRLR is reloaded to the TMR.
1. Disables the operation of the 16-bit reload timer (TMCSR:CNTE = 0).
2. Sets a reload value to the TMR in the TMRLR.
3. Enables the operation of the 16-bit reload timer (TMCSR:CNTE = 1).
Note:
It takes 1 T (T: machine cycle) to load the value set in the TMRLR to the TMR after the start trigger is
inputted.