Filter
Top Products
Index X-15
subic. 9-11
subis 9-12
subo 9-176
subo. 9-176
supervisor state.
See
privileged mode
sync 9-182
storage synchronization 2-35
synchronization
context 2-33
execution, defined 2-35
ICU 4-6
references to PowerPC Architecture 2-33
storage 2-35
synchronous interrupts 5-2
system call interrupts
register settings 5-22
T
TBL 10-48
tblrehi 9-185
tblrelo 9-185
tblwehi 9-189
tblwelo 9-189
TBU 10-49
TCR 6-9
, 10-50
TID (translation ID)
and MMU access protection
time base 6-1
implementation 2-13
writing 2-13
timer interrupts
programming note 5-18
timers
FIT 6-5
fixed interval timer 6-5
PIT 6-4
programmable interval timer 6-4
TCR 6-9
timer control register 6-9
timer status register 6-8
TSR 6-8
watchdog 6-6
timings
instruction C-3
branches and cr logicals C-3
general rules C-3
instruction cache misses C-7
loads and stores C-7
strings C-6
TLB (translation lookaside buffer) 7-2
access protection 7-13
, 7-16
and cacheability control 4-8
execute permissions 7-14
interrupts 7-9
invalidate instruction 7-12
management instructions 2-42
preventing miss interrupts 7-11
read/write instructions 7-12
search instructions 7-12
sync instruction 7-12
zone protection 7-14
See also
ITLB;UTLB;DTLB
tlbia 9-183
and TLB management 7-12
tlbre 9-184
and TLB management 7-12
tlbsx 9-186
and TLB management 7-12
tlbsx. 9-186
and TLB management 7-12
tlbsync 9-187
and TLB management 7-12
tlbwe 9-188
and TLB management 7-12
translation ID.
See
TID
translation lookaside buffer.
See
TLB
translation, address.
See
address translation
trap 9-191
TSR 6-8
, 10-51
tw 9-190
fetching past 2-29
tweq 9-191
tweqi 9-194
twge 9-191
twgei 9-194
twgle 9-191
twgt 9-191
twgti 9-194
twi 9-193
fetching past 2-29
twle 9-191
twlei 9-194
twlgei 9-194
twlgt 9-191
twlgti 9-194
twlle 9-192
twllei 9-194
twllt 9-192
twllti 9-194
twlng 9-192
twlngi 9-194
twlnl 9-192
twlnli 9-195
twlt 9-192
twlti 9-195
twne 9-192
twnei 9-195
twng 9-192
twngi 9-195
twnl 9-192
twnli 9-195
U
unconditional branches
AA field 2-24
speculative accesses 2-29
unified TLB.
See
UTLB
user mode
defined 2-30
registers 2-4
user programming model 2-1
user-defined (U0) storage attribute
controlled by SU0R 7-20
virtual mode 7-6