Digi NS9215 Computer Hardware User Manual


 
. . . . .
SYSTEM CONTROL MODULE
Interrupt Status Active
www.digiembedded.com 177
Register
Register bit
assignment
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Interrupt Status Active
Address: A090 0168
The Interrupt Status Active register shows the current active interrupt request.
Register
Register bit
assignment
13121110987654321015 14
31 29 28 27 26 25 24 23 22 21 20 19 18 17 1630
Interrupt service routine address (ISRA)
Interrupt service routine address (ISRA)
Bits Access Mnemonic Reset Description
D31:00 R/W IS addr 0x0 Interrupt service routine address
A read to this register updates the priority logic
block and masks the current and any lower
priority interrupt requests.
Write the value of the interrupt level (0–31) to
clear the current priority level.
13121110987654321015 14
31 29 28 27 26 25 24 23 22 21 20 19 18 17 1630
Interrupt status active (ISA)
Interrupt status active (ISA)
Bits Access Mnemonic Reset Description
D31:00 R ISA 0x0 Interrupt status active
Provides the status of all active, enabled interrupt
request levels, where bit 0 is for the interrupt
assigned to level 0, bit 1 is for the interrupt assigned
to level 1, and so on through bit 31 for the interrupt
assigned to level 31.