Filter
Top Products
. . . . .
SERIAL CONTROL MODULE: UART
UART FIFO Control register
www.digiembedded.com 409
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
UART FIFO Control register
Address: 9001_1108 / 9001_9108 / 9002_1108 / 9002_9108, Write
The UART FIFO Control register controls the RX and TX 4-byte FIFOs. Note that only
the FIFOEN bit (bit 01) should be set; all other bits are for diagnostic purposes only.
Register
Register bit
assignment
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
UART Line Control register
Address: 9001_110C / 9001_910C / 9002_110C / 9002_910C
The UART Line Control register controls the UART settings.
13121110987654321015 14
31 29 28 27 26 25 24 23 22 21 20 19 18 17 1630
Reserved
Reserved
TXCLR RXCLR FIFOEN
Bits Access Mnemonic Reset Description
D31:03 N/A Reserved N/A N/A
D02 W TXCLR 0 Clear all bytes in the TX FIFO
0 Normal operation
1TX FIFO cleared
D01 W RXCLR 0 Clear all bytes in the RX FIFO
0 Normal operation
1 RX FIFO cleared
D00 W FIFOEN 0 Enable the TX and RX FIFO
0 RX and TX FIFO disabled
1 RX and TX FIFO enabled