. . . . .
www.digiembedded.com 25
Clock timing .................................................................................. 511
System PLL reference clock timing................................................. 511
Chapter 17: Packaging .....................................................513
Package........................................................................................ 513
Processor Dimensions ....................................................................... 514
Chapter 18: Change log ...................................................517
Revision B ..................................................................................... 517
Revision C ..................................................................................... 517