Filter
Top Products
andis.
AND Immediate Shifted
Preliminary PPC440x5 CPU Core User’s Manual
instrset.fm.
September 12, 2002 Page 267 of 589
andis.
AND Immediate Shifted
(RA) ← (RS) ∧ (IM ||
16
0)
The IM field is extended to 32 bits by concatenating 16 0-bits on its right. The contents of register RS are
ANDed with the extended IM field; the result is placed into register RA.
Registers Altered
•RA
• CR[CR0]
Programming Note
The andis. instruction can test whether any of the 16 most-significant bits in a GPR are 1-bits.
andis. is one of three instructions that implicitly update CR[CR0] without having an Rc field. The other
instructions are addic. and andi..
andis. RA, RS, IM
29 RS RA IM
0 6 11 16 31