Filter
Top Products
lhzx
Load Halfword and Zero Indexed
Preliminary PPC440x5 CPU Core User’s Manual
instrset.fm.
September 12, 2002 Page 333 of 589
lhzx
Load Halfword and Zero Indexed
EA ← (RA|0) + (RB)
(RT)
←
16
0 || MS(EA,2)
An effective address (EA) is formed by adding an index to a base address. The index is the contents of
register RB. The base address is 0 if the RA field is 0 and is the contents of register RA otherwise.
The halfword at the EA is extended to 32 bits by concatenating 16 0-bits to its left. The result is placed into
register RT.
If instruction bit 31 contains 1, the contents of CR[CR0] are undefined.
Registers Altered
•RT
Invalid Instruction Forms
• Reserved fields
lhzx RT, RA, RB
31 RT RA RB 279
0 6 11 16 21 31