Filter
Top Products
wrtee
Write External Enable
PPC440x5 CPU Core User’s Manual Preliminary
Page 446 of 589
instrset.fm.
September 12, 2002
wrtee
Write External Enable
MSR[EE] ← (RS)
16
MSR[EE] is set to the value specified by bit 16 of register RS.
If instruction bit 31 contains 1, the contents of CR[CR0] are undefined.
Registers Altered
• MSR[EE]
Invalid Instruction Forms:
• Reserved fields
Programming Notes
Execution of this instruction is privileged.
This instruction is typically used as part of a code sequence which can provide the equivalent of an atomic
read-modify-write of the MSR, as follows:
mfmsr Rn #save EE in Rn[16]
wrteei 0 #Turn off EE (leaving other bits unchanged)
• #Code with EE disabled
•
•
wrtee Rn #restore EE without affecting any MSR changes that occurred in the disabled code
wrtee RS
31 RS 131
0 6 11 21 31