Renesas HD6417641 Network Card User Manual


  Open as PDF
of 1036
 
Section 24 List of Registers
Rev. 4.00 Sep. 14, 2005 Page 865 of 982
REJ09B0023-0400
Section 24 List of Registers
This section gives information on the on-chip I/O registers and is configured as described below.
1. Register Addresses (by functional module, in order of the corresponding section numbers)
Descriptions by functional module, in order of the corresponding section numbers
Entries that consist of - lines are for separation of the functional modules.
Access to reserved addresses which are not described in this list is prohibited.
When registers consist of 16 or 32 bits, the addresses of the MSBs are given.
2. Register Bits
Bit configurations of the registers are described in the same order as the Register Addresses
(by functional module, in order of the corresponding section numbers).
Reserved bits are indicated by—in the bit name.
No entry in the bit-name column indicates that the whole register is allocated as a counter or
for holding data.
When registers consist of 16 or 32 bits, bits are described from the MSB side.
3. Register States in Each Operating Mode
Register states are described in the same order as the Register Addresses (by functional
module, in order of the corresponding section numbers).
For the initial state of each bit, refer to the description of the register in the corresponding
section.
The register states described are for the basic operating modes. If there is a specific reset for an
on-chip module, refer to the section on that on-chip module.